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Abstract 
Current algorithms to  force the Complete State Coding 
(CSC) propertv f o r  Signal Transition Graphs work on the 
State Graph and, therefore require ezponential time and 
space. Polynomial algorithms have been only proposed for 
Marked Graphs. In this paper, a P-time algorithm for 
Unique State Coding (USC) is presented. Although more 
restrictive than CSC, it is shown that the USC property 
can be efficiently guamnteed for large STGs.  Several ex- 
periments evidence that the obtained results are even better 
than those genemted by ezponential-time techniques. 
1 Introduction 
Signal Transition Graphs (STGs) are a subclass of in- 
terpreted Petri nets originally presented in 111 for the spec- 
ification of asynchronous circuits. Since then, different 
synthesis techniques have been proposed in order to au- 
tomatically produce hazard-free implementations [9, 71. 
One of the necessary conditions for an STG to be im- 
plementable is the Complete State Coding (CSC) prop- 
erty, which guarantees that different states can be disam- 
biguated by only considering the information maintained 
in their coding. The Unique State Coding (USC) prop- 
erty, similar to CSC but still more restrictive, h a s  been 
also used for the Bame purpose. 
Table 1 summarizes the most significant efforts in the 
area of CSC for Petri nets. A common characteristic of 
these techniques is that the State Graph (SG) derived from 
the net is the main data  structure used to analyze the CSC 
property (excepting [12] for Marked Graphs (MGs)). Since 
the size of the SG can be exponential depending on the 
number of signals of the circuit, algorithms using the SG 
show an exponential time complexity for their worst case. 
(SMs) that cover the STG and the insertion of state sig- 
nals to disambiguate potential USC conflicts. The reason 
why we use USC instead of CSC is that CSC requires a 
more exhaustive analysis of the STG that would make tlie 
algorithm exponential. In spite of using a more restric- 
tive property, we have found that our algorithm can yield 
better results that those obtained by existing exponential- 
time techniques. 
The main motivation that led us to explore P-time USC: 
algorithms is the need for synthesizing large and complex 
STGs, automatically generated by High-Level synthesis 
tools [2, 31, that would require a substantial amount of 
CPU time with exponential-time algorithms. 
The paper is organized as follows. Section 2 describes 
how potential USC conflicts can be detected on the STG. 
Section 3 describes the state signal insertion proceduie 
used by our technique. Section 4 analyses the complex- 
ity of the proposed algorithms. Section 5 presents soiue 
experimental results. Finally, conclusions and future work 
are presented in section 6. 
2 USC Property Analysis 
To be consistent with the nomenclature used by other 
authors, we have imported most of the preliminary defini- 
tions and results from [l, 5, 8 ,  10, 121. 
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Figure 1: (a) STG Specification of a PLA Interface Circuit, 
(b) SMCs of the PLA Interface Circuit 
Figure l (a)  depicts an example of STG that will be used 
of a PLA Interface Circuit. Figure I(b) shows all the SM- 
Components (SMCs), while the State Graph with its USC: 
conflicts is shown in figure 2. 
Table 1: Previous techniques for CSC of Petri nets 
In this paper, we present a polynomial-time algorithm 
to satisfy the USC property of STGs. The proposed tech- 
nique docs not require the SG to detect coding conflicts. 
It is based on the of a sub& of State Machines dong this paper. The 18] specifies the 
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Figure 2: State Graph of the PLA Interface Circuit 
2.1 USC Property at STG-level 
The first formal definition of the USC property at STG- 
level for Marked Graphs was given in [I]. In this section 
we present an extension of Chu’s definition for FC nets’. 
Deflnit ion 1 A non-empty set of transitions i s  said to be 
feasible if there ezists a marking from which these transi- 
tions can be fired without firing a transition not belonging 
to the set. 
Deflnit ion 2 A 3et of transitions is a complementary set 
iff it  containa the same number of rising and falling tran- 
sitions for each signal. 
Deflnit ion 3 A set of SM-Components (MG- 
Components){Si), is a cover of on STG S if all places 
and transitions of S are covered by some S,. A cover { S, } 
is irredundant if no subset of {Si} is a cover. 
Theorem 4 [Ill A live and safe STG S has two ncark- 
ings mi and mj  with the same coding iff exists a feasible 
complementary set, and the set does not cover any MG- 
Component (MGC) in S .  
2.2 USC Checking Procedure 
Definit ion 5 For each place pi of a live and safe FC 
(LSFC) net, we define II, as the Jet of markings which 
haue a token in pi, i.e. IIi = {mk E [m,) I m k ( p , )  = 1). 
Since every marking has a one-to-one correspondence 
with a state of the State Graph, we can similarly make the 
following definition for binary vectors. 
Definit ion 6 For each place pi of a LSFC net, we define 
Vi as the set  of binary vectors of the markings which haue 
a token in pi, i.e. Vi = { U k  I mk E ni}. 
The following theorem presents necessary and suficient 
conditions for USC. 
Theorem 7 [I11 Let S be a live and safe STG and C a 
set of SMCs that irredundontly couers S. Then S has the 
USC property iff V SM 6 C and Vpi, p, covered by SM, i # 
j * Vi n Vj = 0. 
Theorem 7 states that selecting a set of SMC that irre- 
dundantly covers all the places of S, and intersecting the 
Vi sets in each SMC, it is possible to find all the USC 
conflicts in the STG. The  number of SMC in the C set is 
limited by the number of places in S. 
shown with a counterexample in [11] 
‘The original extension proposed by Cliu is incorrect, as 
Table 2: II,, V , ,  and C, for the PLA Interface Circuit 
In the example, V3 n V,  # 0 for SMi evidences the 
existence of a USC conflict involving places p3 and p 4 .  
2.3 P-time USC Checking Algorithm 
Finding Vi for each place pi  requires the generation of 
the complete reachability set [m,), which can have expo- 
nential size, Instead of calculating Vi for each place p,, we 
will find a cube Ci that covers all the binary vectors in V, .  
Thus, if C, and C, are two cubes that cover Vi and V,  re- 
spectively, then C, n C, = 0 =$ Vi n v, = 0 .  Therefore, the 
USC property can also be checked, according to theorem 7, 
by comparing cubes. However, note that USC checking by 
cube comparison is more restrictive, i.e., more potential 
USC conflicts can be detected even if they do not exist. In 
spite of this, the experiments showed that this restriction 
hardly influences on the quality of the results. 
Next, we describe how the cubes can be calculated in 
poly no mid time. 
2.3.1 Calculation of Cover ing  Cubes 
Definition 8 Let S be a LSFC net. A pair (t E 7, p E P )  
is called to be concurrent ( ( t , p ) E  co(S)) if 3 m n  E [ i l l o )  
such that t is enabled, m,(p) = 1 and t is not an out- 
put transition of p. Otherwise they are in conflict ( ( t , p )E  
Given an SMC SM of S and a place p ,  covered by SM, 
let us call C, the cube that covers all the binary vectors in 
V , ,  and C i  the j - t h  component of C i ,  corresponding to 
the signal t j  of S. If all the transitions of the signal t ,  are 
in conflict with the place pi, then all the binary vectors 
U E V ,  will be either vJ = 1 or uJ = 0 and consequently 
C l  = Y J ,  To determine the value of Ct, we must find the 
first transition t; enabled after firing some transitions from 
a marking mp where place pi was marked. If t ;  is a rising 
transition then C: = 0, otherwise C;) = 1 .  If some tran- 
sition of signal t ,  is concurrent with p i ,  then V ,  will have 
some binary vectors with uJ = 1 and the rest with v J  = 0 ,  
and therefore C? = -. 
Table 2 shows the set of markings, binary vectors and 
cubes for each of the places of the example. 
cf(S)). 
3 Insertion of State Signals 
3.1 USC Conflict Graph 
Definition 9 For each SMC SM of an STG S we define 
the Conflict Graph CG(SM) as the pair < P,U >, where 
P is the set of places of SM and U c (P x 7’) is the USC 
conflict relation, defined as follows: 
( P l t P J )  E * cl CJ # 0. 
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Given a set of SMCs, E, that covers S, the Conpict 
Gmphs derived from C define all pairs of places with po- 
tential USC conflicts. The technique we propose is based 
on inserting state signal transitions for each SMC with 
conflicts. However, the information given by all the CGs 
is redundant, as we will show with the following theorem. 
Theorem 10 [I l l  Let S be a live and safe STG and 
E a set of SMCs that irredundantly covers S. Then 
s has the UsC property if v p l  E s 3 SMk E 
C that covers pi such that V p ,  E SMk, a # j ,  Ci n C, = 0. 
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Figure 3: Potential USC conflicts for each SMC. 
From the previous theorem we can deduce that if for 
a place p I  we can find an SMC without any edge ( p , , p , )  
in its CG, then pi does not generate any USC conflict. 
Therefore, all the edges ( p l , p k )  in the rest of CGs can be 
eliminated. 
In [ll], an O(n3) heuristic is presented to reduce the 
redundancy of the CGs iteratively including those SMC 
that cover the maximum number of conflicts not covered 
yet by other SMCs. Figure 3 depicts the potential conflicts 
for each SMC of the example, and the edges of the Conflict 
Graph eliminated after redundancy reduction. 
3.2 State Signal Insertion Procedure 
After redundancy reduction, signal transitions are in- 
serted for those SMCs that  still have potential USC con- 
flicts. Each inserted state signal partitions the SMC into 
two sets of places. 
Definition 11 A place pl of an SMC is in  the On-set 
(Off-set) of a signal t,, if p ,  is located between a rising 
(falling) and a falling (rising) tmnsition oft, . 
A potential USC conflict in an SMC can be disam- 
biguated by inserting an rtate signal in such a way that 
each of the involved places is located in a different set. 
Moreover, the same signal can be used to disambiguate 
multiple conflicts at the same time. 
8.2.1 SMC Bipartitioning 
To insert an state signal t in an SMC, the set of places 
must be partitioned imto the On-set and the Off-set of t .  
rt ft 
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Figure 4: SMC partitioning and state signal insertion. 
Then, a transition t+ ( t - )  must be inserted for each pair 
of consecutive places ( p l , p , )  such that p I  E Off-set(t) (On- 
set(t)) and p ,  E On-set(t) (Off-set(t)) (note that more than 
one pair of t+ and t -  transitions may .be required). 
In our approach we use a Fiduccia&Mattheyses-based 
algorithm [4], with a cost function that aims a t  maximizing 
the number of conflicts disambiguated with one state sig- 
nal and, minimizing the number of transitions of the state 
signal. State signals are inserted until all the potential 
USC conflicts are eliminated. 
Figure 4 shows how an SMC component is partitioned 
and an state signal inserted to eliminated USC conflicts i n  
the example. The obtained solution (figure 5 )  is the same 
than that presented in [a]. 
Figure 5: STG with the USC property 
4 Complexity Analysis 
Table 3 summarizes the complexity analysis for each 
step of the procedure for solving USC conflicts. For s i n  
plicity, we have considered n = m a x ( ~ 7 ~ , ~ P ~ ) .  The time 
complexity is dominated by the calculation of the cubes, 
which is O(n'). 
5 Experimental Results 
The examples used for our experiments have been ob- 
tained from [8]. Moreover, we have also included some 
STGs automatically generated by high-level synthesis tools 
[2, 31 (gcdalu,  gcdag-a ,  and g c h g - b ) .  
Table 4 presents the results obtained by [e] and our a p  
proach. The number of signals, transitions, and SG states 
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inital bnal [8] I final 1 
3 T G  rig tr states SM aig tr lit sig tr lit time(scc) 
alloc-outbound 7 18 17 1 9 22 19 9 22 26 0.6 
atod 6 12 20 3 7 14 14 7 14 13 0.2 
nak-pa 9 18 56 4 10 22 30 10 20 24 0.7 
ram-read-sbuf 10 20 36 4 11 22 20 11 22 24 1 0  
abut-ram-write 10 20 58 3 12 24 30 12 24 23 1.4 
abut-read-ctl 6 12 14 2 7 14 13 7 14 15 0.3 
sendr-done 3 6  7 2 4 8 5  4 8 8  0.1 
vbe4a 6 12 76 3 8 16 22 8 16 3 1  0.3 
vbe6a 8 16 128 3 10 20 30  10 20 38 0.7 
master-read 13 26 8932 8 16 36 77  15 30 46 2.5 
gcdalu 8 16 228 4 - - - 11 22 35 0.7 
gcd-ga 20 58  1274 5 - - - 25 75 84 29.9 
~ g c d a g h  18 54 1146 5 - - - 23 69 97 21.5 
Table 4: Experimental Results 
SMC calculation [5] 
CG calculation 
State signal insertion 
0 Step I time-complexity U 
n 4 s )  calculation I o ( ~ ~ )  n 
o ( n 2  j 
0 ( n Z )  
o(n3) 
. ,11 C, calculation I 0in4i II 
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